View CY24271_4400837.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

CY24271
Rambus(R) XDRTM Clock Generator
Features

Meets Rambus(R) Extended Data Rate (XDRTM) clocking requirements 25 ps typical cycle-to-cycle jitter 135 dBc/Hz typical phase noise at 20 MHz offset 100 or 133 MHz differential clock input 300-800 MHz high speed clock support Quad (open drain) differential output drivers Supports frequency multipliers: 3, 4, 5, 6, 8, 9/2, 15/2, and 15/4 Spread AwareTM 2.5V operation 28-pin TSSOP package

Logic Block Diagram
/B Y P A S S EN
EN R egA
CLK0 C LK 0B EN R egB CLK1 C LK 1B EN R egC R E F C L K ,R E F C L K B
B ypass MUX
PLL
CLK2 C LK 2B
EN R egD CLK3 C LK 3B
SCL
SDA
ID 0
ID 1
Cypress Semiconductor Corporation Document Number: 001-00411 Rev. *B
*
198 Champion Court
*
San Jose, CA 95134-1709
* 408-943-2600 Revised July 23, 2007
[+] Feedback
CY24271
Pinouts
Figure 1. Pin Diagram - 28 Pin TSSOP
VD DP VSS P ISET VSS REFC LK R EFC LKB VDD C V SSC SC L S DA EN ID0 ID 1 /BY PASS
1 2 3 4 5 6 7 8 9 10 11 12 13 14
28 27 26 25 24 23 22 21 20 19 18 17 16 15
VDD CLK0 CLK0B VSS CLK1 CLK1B VDD V SS CLK2 CLK2B VSS CLK3 CLK3B VD D
CY24271
Table 1. Pin Definition - 28 Pin TSSOP Pin No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 Name VDDP VSSP ISET VSS REFCLK REFCLKB VDDC VSSC SCL SDA EN ID0 ID1 /BYPASS VDD CLK3B CLK3 VSS CLK2B CLK2 VSS VDD CLK1B CLK1 VSS CLK0B CLK0 VDD IO PWR GND I GND I I PWR GND I I I I I I PWR O O GND O O GND PWR O O GND O O PWR Ground Set clock driver current (external resistor) Ground Reference clock input (connect to clock source) Complement of reference clock (connect to clock source) 2.5V power supply for core Ground SMBus clock (connect to smbus) SMBus data (connect to smbus) Output Enable (CMOS signal) Device ID (CMOS signal) Device ID (CMOS signal) REFCLK bypassing PLL (CMOS signal) Power supply for outputs Complement clock output Clock output Ground Complement clock output Clock output Ground Power supply for outputs Complement clock output Clock output Ground Complement clock output Clock output Power supply for outputs Description 2.5V power supply for phased lock loop (PLL)
Document Number: 001-00411 Rev. *B
Page 2 of 13
[+] Feedback
CY24271
PLL Multiplier
Table 2 shows the frequency multipliers in the PLL, selectable by programming the SMBus registers MULT0, MULT1, and MULT2. Default multiplier at power up is 4. Table 2. PLL Multiplier Selection Register MULT2 0 0 0 0 1 1 1 1 MULT1 0 0 1 1 0 0 1 1 MULT0 0 1 0 1 0 1 0 1 Frequency Multiplier 3 4 5 6 8 9/2 15/2 15/4 Output Frequency (MHz) REFCLK = 100 MHz , REFSEL = 0 REFCLK = 133 MHz[1], REFSEL = 1 300 400[2] 500 600 800 450 750 375 400 533[3] 667 800 1067[3] 600 1000[3] 500
[1]
Device ID and SMBus Device Address
The device ID (ID0 and ID1) is a part of the SMBus device 8-bit address. The least significant bit of the address designates a write or read operation. Table 3 shows the addresses for four CY24271 devices on the same SMBus.
SMBus Registers: RegTest, RegA, RegB, RegC, and RegD. Table 4 shows selection from one to all four of the outputs, the Outputs Disabled Mode (EN = low), and Bypass Mode (EN = high, /BYPASS = low). There is an option reserved for vendor test. Disabled outputs are set to High Z. At power up, the SMBus registers default to the last entry in Table 4. The value at RegTest is 0. The values at RegA, RegB, RegC, and RegD are all `1'. Thus, all outputs are controlled by the logic applied to EN and /or BYPASS.
Modes of Operation
The modes of operation are determined by the logic signals applied to the EN and /BYPASS pins and the values in the five Table 3. SMBus Device Addresses for CY24271 XCG Device 0 1 2 3 Operation Write Read Write Read Write Read Write Read Hex Address D8 D9 DA DB DC DD DE DF 1 1 0
8-bit SMBus Device Address Including Operation Five Most Significant Bits ID1 0 0 1 1 1 1 0 1 ID0 0 1 WR# / RD 0 1 0 1 0 1 0 1
Notes 1. Output frequencies shown in Table 2 are based on nominal input frequencies of 100 MHz and 133.3 MHz. The PLL multipliers are applicable to spread spectrum modulated input clock with maximum and minimum input cycle time. The REFSEL bit in SMBus 81h is set correctly as shown. 2. Default PLL multiplier at power up. 3. Contact the factory if operation at these frequencies is required.
Document Number: 001-00411 Rev. *B
Page 3 of 13
[+] Feedback
CY24271
Table 4. Modes of Operation for CY24271 EN L H H H H H H H H H H H H H H H H H H /BYPASS RegTest RegA RegB RegC RegD CLK0/CLK0B X X L H H H H H H H H H H H H H H H H X 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0[5] X X X 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1[5] X X X 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1[5] X X X 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1[5] X X X 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1[5] REFCLK/ REFCLKB[4] High Z High Z High Z High Z High Z High Z High Z High Z CLK/CLKB CLK/CLKB CLK/CLKB CLK/CLKB CLK/CLKB CLK/CLKB CLK/CLKB CLK/CLKB High Z CLK1/CLK1B High Z REFCLK/ REFCLKB High Z High Z High Z High Z CLK/CLKB CLK/CLKB CLK/CLKB CLK/CLKB High Z High Z High Z High Z CLK/CLKB CLK/CLKB CLK/CLKB CLK/CLKB CLK2/CLK2B CLK3/CLK3B High Z REFCLK/ REFCLKB High Z High Z CLK/CLKB CLK/CLKB High Z High Z CLK/CLKB CLK/CLKB High Z High Z CLK/CLKB CLK/CLKB High Z High Z CLK/CLKB CLK/CLKB High Z REFCLK/ REFCLKB High Z CLK/CLKB High Z CLK/CLKB High Z CLK/CLKB High Z CLK/CLKB High Z CLK/CLKB High Z CLK/CLKB High Z CLK/CLKB High Z CLK/CLKB
Reserved for Vendor Test
SMBus Protocol
The CY24271 is a slave receiver supporting operations in the word and byte modes described in sections 5.5.4 and 5.5.5 of the SMBus Specification 2.0. DC specifications are modified to RAMBUS standard to support 1.8, 2.5, and 3.3 volt devices. Time-out detection and packet error protocol SMBus features are not supported.
For a single-ended clock input, an external voltage divider and a supply voltage, as shown in Figure 2, provide a reference voltage VTH at the REFCLKB pin. This determines the proper trip point of REFCLK. For the range of VTH specified in DC Operating Conditions on page 7, the outputs also meet the DC and AC Operating Conditions tables.
SMBus Data Byte Definitions
Three data bytes are defined for the CY24271. Byte 0 is for programming the PLL multiplier registers and clock output registers. The definition of Byte 2 is shown in Table 5, Table 6, and Table 7 on page 5. The upper five bits are the revision numbers of the device and the lower three bits are the ID numbers assigned to the vendor by Rambus.
Input Clock Signal
The XCG receives either a differential (REFCLK/REFCLKB) or a single-ended reference clocking input (REFCLK). When the reference input clock is from a different clock source, it must meet the voltage levels and timing requirements listed in DC Operating Conditions on page 7 and AC Operating Conditions on page 8.
Notes 4. Bypass Mode: REFCLK bypasses the PLL to the output drivers. 5. Default mode of operation is at power up.
Document Number: 001-00411 Rev. *B
Page 4 of 13
[+] Feedback
CY24271
Table 5. Command Code 80h[6] Bit 7 6 5 4 3 2 1 0 Register Reserved MULT2 MULT1 MULT0 RegA RegB RegC RegD POD 0 0 0 1 1 1 1 1 Type RW RW RW RW RW RW RW RW Clock 0 Output Select Clock 1 Output Select Clock 2 Output Select Clock 3 Output Select Reserved (no internal function) PLL Multiplier Select Description
Table 6. Command Code 81h[6] Bit 7 6 5 4 3 2 1 0 Register Reserved Reserved Reserved Reserved Reserved REFSEL Reserved RegTest POD 0 0 0 0 1 0 0 0 Type RW RW RW RW RW RW RW RW Reserved (must be set to `1' for proper operation) Reference Frequency Select (reference Table 2) Reserved (must be set to `0' for proper operation) Reserved (must be set to `0' for proper operation) Reserved (no internal function) Description
Table 7. Command Code 82h[6] Bit 7 6 5 4 3 2 1 0 Vendor ID Register Device Revision Number POD ? ? ? ? ? 0 1 0 Type RO RO RO RO RO RO RO RO RAMBUS assigned Vendor ID Code Description Contact factory for Device Revision Number information.
Note 6. RW = Read and Write, RO = Read Only, POD = Power on default. See Table 2 for PLL multipliers and Table 4 for clock output selections.
Document Number: 001-00411 Rev. *B
Page 5 of 13
[+] Feedback
CY24271
Figure 2. Differential and Single-Ended Clock Inputs
Supply Voltage
REFCLKB REFCLK
V TH Input REFCLK XDR Clock Generator XDR Clock Generator Input
Differential Input
Single-ended Input
Absolute Maximum Conditions
Parameter VDD VDDC VDDP VIN Description Clock Buffer Supply Voltage Core Supply Voltage PLL Supply Voltage Input Voltage (SCL and SDA) Input Voltage (REFCLK/REFCLKB) Input Voltage TS TA TJ ESDHBM Temperature, Storage Temperature, Operating Ambient Temperature, Junction Relative to VSS Relative to VSS Relative to VSS Non-functional Functional Functional Condition Min -0.5 -0.5 -0.5 -0.5 -0.5 -0.5 -65 0 - 2000 Max 4.6 4.6 4.6 4.6 VDD + 1.0 VDD + 0.5 150 70 150 - Unit V V V V V V C C C V
ESD Protection (Human Body Model) MIL-STD-883, Method 3015
Document Number: 001-00411 Rev. *B
Page 6 of 13
[+] Feedback
CY24271
DC Operating Conditions
Parameter VDDP VDDC VDD VIHCLK VILCLK VIXCLK[7] VIXCLK[7] VIH VIL VIH,SM VIL,SM VTH[9] VIH,SE VIL,SE TA Supply Voltage for PLL Supply Voltage for Core Supply Voltage for Clock Buffers Input High Voltage, REFCLK/REFCLKB Input Low Voltage, REFCLK/REFCLKB Crossing Point Voltage, REFCLK/REFCLKB Difference in Crossing Point Voltage, REFCLK/REFCLKB Input Signal High Voltage at ID0, ID1, EN, and /BYPASS Input Signal Low Voltage at ID0, ID1, EN, and /BYPASS Input Signal High Voltage at SCL and SDA[8] Input Signal Low Voltage at SCL and SDA Input Threshold Voltage for single-ended REFCLK Input Signal High Voltage for single-ended REFCLK Input Signal Low Voltage for single-ended REFCLK Ambient Operating Temperature Description Condition 2.5V 5% 2.5V 5% 2.5V 5% Min 2.375 2.375 2.375 0.6 -0.15 200 - 1.4 -0.15 1.4 -0.15 0.35 VTH + 0.3 -0.15 0 Max 2.625 2.625 2.625 0.95 +0.15 550 150 2.625 0.8 3.465 0.8 0.5VDD 2.625 VTH - 0.3 70 Unit V V V V V mV mV V V V V V V V C
Notes 7. Not 100% tested except VIXCLK and VIXCLK. Parameters guaranteed by design and characterizations, not 100% tested in production. 8. This range of SCL and SDA input high voltage enables the 3.3V, 2.5V, or 1.8V SMBus voltages to use CY24271. 9. Single-ended operation guaranteed only when 0.8 < (VIH,SE - VTH)/(VTH - VIL,SE) < 1.2.
Document Number: 001-00411 Rev. *B
Page 7 of 13
[+] Feedback
CY24271
AC Operating Conditions
The AC operating conditions follow.[7] Parameter tCYCLE,IN Description REFCLK, REFCLKB input cycle time Condition REFSEL = 0, /BYPASS = High REFSEL = 1, /BYPASS = High /BYPASS = Low tJIT,IN(cc) tDCIN[11] tRIN / tFIN tRIN / tFIN pMIN[12] fMIN[12] tSR,IN CIN,REF CIN,CMOS fSCL Input Cycle to Cycle Jitter[10] Input Duty Cycle Rise and Fall Times Over 10,000 cycles Measured at 20%-80% of input voltage for REFCLK and REFCLKB inputs Min 9 7 4 - 40% 175 Max 11 8 - 185 60% 700 Unit ns ns ns ps tCYCLE ps
Rise and Fall Times Difference Modulation Index for triangular modulation Modulation Index for non-triangular modulation Input Frequency Modulation Input Slew Rate (measured at 20%-80% of input voltage) for REFCLK Capacitance at REFCLK inputs Capacitance at CMOS inputs SMBus clock frequency input in SCL pin
- - - 30 1 - - DC
150 0.6 0.5[13] 33 4 7 10 100
ps % % kHz V/ns pF pF kHz
DC Electrical Specifications
Parameter VOX[7] VCOS[7] VOL,ABS VISET IDD[7] IDD[7] IDD[7] IOL/IREF IOL,ABS VOL,SDA IOL,SDA IOZ ZOUT Description Differential output crossing point voltage[14] Output voltage swing (peak-to-peak single-ended)[15] Absolute output low voltage at CLK[3:0], CLK[3:0]B[16] Reference voltage for swing controlled current, IREF Power Supply Current at 2.625V, fref = 100 MHz, and fout = 300 MHz Power Supply Current at 2.625V, fref = 133 MHz, and fout = 667 MHz Power Supply Current at 2.625V, fref = 133 MHz, and fout = 800 MHz Ratio of output low current to reference current[17] Minimum current at VOL,ABS[18] SDA output low voltage at test condition of SDA output low current = 4 mA SDA output low voltage at test condition of SDA voltage = 0.8V Current during High Z per pin at CLK[3:0], CLK[3:0]B Output dynamic impedance when clock output signal is at VOL = 0.9V
[19]
Min 0.9 300 0.85 0.98 - - - 6.8 45 - 6 - 1000
Typ 1.0 325 - 1.0 - - - 7.0 - - - - -
Max 1.1 350 - 1.02 85 125 130 7.2 - 0.4 - 10 -
Unit V mV V V mA mA mA mA V mA A
Notes 10. Jitter measured at crossing points and is the absolute value of the worst case deviation. 11. Measured at crossing points. 12. If input modulation is used; input modulation is allowed but not required. 13. The amount of allowed spreading for any non-triangular modulation is determined by the induced downstream tracking skew that cannot exceed the skew generated by the specified 0.6% triangular modulation. Typically, the amount of allowed non-triangular modulation is about 0.5%. 14. VOX is measured on external divider network. 15. VCOS = (clock output high voltage - clock output low voltage), measured on the external divider network. 16. VOL_ABS is measured at the clock output pins of the package. 17. IREF is equal to VISET/RRC. 18. Minimum IOL,ABS is measured at the clock output pin with RRC = 148 ohms or less. 19. ZOUT is defined at the output pins as (0.94V - 0.90V)/(I0.94 - I0.90) under conditions specified for IOL, ABS.
Document Number: 001-00411 Rev. *B
Page 8 of 13
[+] Feedback
CY24271
AC Electrical Specification
The AC Electrical specifications follow. [7] Parameter tCYCLE tJIT(cc) L20 Clock Cycle time[20] Jitter over 1-6 clock cycles at 400-635 MHz Jitter over 1-6 clock cycles at 638-800 MHz Phase noise SSB spectral purity L(f) at 20 MHz offset: 400-500 MHz (In addition, device must not exceed L(f) = 10log[1+(50x106/f)2.4] -138 for f = 1 MHz to 100 MHz except for the region near f = REFCLK/Q where Q is the value of the internal reference divider.) 533 MHz and faster output tJIT(hper,cc) tSKEW DC tEER,SCC tCR,tCF tCR,CF Cycle-to-cycle duty cycle error at 400-635 MHz Cycle-to-cycle duty cycle error at 636-800 MHz Drift in tSKEW when ambient temperature varies between 0C and 70C and supply voltage varies between 2.375V and 2.625V.[22] Long term average output duty cycle PLL output phase error when tracking SSC Output rise and fall times at 400-800 MHz (measured at 20%-80% of output voltage) Difference between output rise and fall times on the same pin of the single device (20%-80%) of 400-800 MHz[23]
[21]
Description
Min 1.25 - - -
Typ 25 25 -135
Max 3.34 40 30 -128
Unit ns ps ps dBC/Hz
- - - - 45% -100 120 -
- 25 25 - 50 - - -
TBD 40 30 15 55% 100 300 100 ps ps ps tCYCLE ps ps ps
Test and Measurement Setup
Figure 3. Clock Outputs
V TS R 1 Point
CLK Measurement
VT Z CH RT
R2
Swing Current Control ISET
Differential Driver
R3 V TS R 1 Point
Measurement
CLKB
VT Z CH RT
R2 R3
Notes 20. Max and min output clock cycle times are based on nominal outputs frequency of 300 and 800 MHz, respectively. For spread spectrum modulated differential or single-ended REFCLK, the output clock tracks the modulation of the input. 21. Output short term jitter spec is the absolute value of the worst case deviation. 22. tSKEW is the timing difference between any two of the four differential clocks and is measured at common mode voltage. tSKEW is the change in tSKEW when the operating temperature and supply voltage change. 23. tCR,CF applies only when appropriate RRC and output resistor network resistor values are selected to match pull up and pull down currents.
Document Number: 001-00411 Rev. *B
Page 9 of 13
[+] Feedback
CY24271
Example External Resistor Values and Termination Voltages for a 50 Channel
Parameter R1 R2 R3 RT RRC VTS VT Value 39.2 66.5 93.1 49.9 200 2.5V 1.2V Unit V V
the 20% and 80% points of the voltage swing, with the swing defined as VH-VL. Figure 5 shows the definition of the output crossing point. The nominal crossing point between the complementary outputs is defined as the 50% point of the DC voltage levels. There are two crossing points defined: Vx+ at the rising edge of CLK and Vx- at the falling edge of CLK. For some waveforms, both Vx+ and Vx- are below Vx,nom (for example, if tCR is larger than tCF).
Jitter
This section defines the specifications that relate to timing uncertainty (or jitter) of the input and output waveforms. Figure 6 shows the definition of cycle-to-cycle jitter with respect to the falling edge of the CLK signal. Cycle-to-cycle jitter is the difference between cycle times of adjacent cycles. Equal requirements apply rising edges of the CLK signal. Figure 7 shows the definition of cycle-to-cycle duty cycle error (tDC,ERR). Cycle-to-cycle duty cycle is defined as the difference between tPW+ (high times) of adjacent differential clock cycles. Equal requirements apply to tPW-, low times of the differential click cycles.
Signal Waveforms
A physical signal that appears at the pins of a device is deemed valid or invalid depending on its voltage and timing relations with other signals. Input and output voltage waveforms are defined as shown in Figure 4. Both rise and fall times are defined between
Figure 4. Input and Output Waveforms
VH 80%
V (t)
20% VL tF tR
Figure 5. Crossing Point Voltage
CLK CLKB
Vx+ Vx.nom Vx-
Document Number: 001-00411 Rev. *B
Page 10 of 13
[+] Feedback
CY24271
Figure 6. Cycle-to-cycle Jitter
CLK CLKB tCYCLE,i tCYCLE,i+1
tJ = tCYCLE,i - tCYCLE,i+1 over 10,000 consecutive cycles
Figure 7. Cycle-to-cycle Duty-cycle Error
CLK CLKB tPW-(i) tCYCLE,(i) tPW+(i) tPW-(i+1) tCYCLE,(i+1) tPW+(i+1)
tDC,ERR = tPW-(i) - tPW-(i+1) and tPW-(i+1) - tPW+(i+1)
Document Number: 001-00411 Rev. *B
Page 11 of 13
[+] Feedback
CY24271
Ordering Information
Part Number Pb-Free CY24271ZXC CY24271ZXCT 28-pin TSSOP 28-pin TSSOP - Tape and Reel Commercial, 0C to 70C Commercial, 0C to 70C Package Type Product Flow
Package Drawing and Dimension
Figure 8. 28-Pin Thin Shrunk Small Outline Package (4.40-mm Body) Z29
PIN 1 ID
1
4.30[0.169] 4.50[0.177]
6.25[0.246] 6.50[0.256]
28
0.65[0.025] BSC. 0.19[0.007] 0.30[0.012]
1.10[0.043] MAX.
0.25[0.010] BSC GAUGE PLANE 0-8
0.076[0.003] 0.85[0.033] 0.95[0.037] 0.05[0.002] 0.15[0.006] SEATING PLANE 0.50[0.020] 0.70[0.027] 0.09[[0.003] 0.20[0.008]
9.60[0.378] 9.80[0.386]
51-85120-*A
Document Number: 001-00411 Rev. *B
Page 12 of 13
[+] Feedback
CY24271
Document History Page
Document Title: CY24271 Rambus XDR Clock Generator Document Number: 001-00411 REV. ** *A ECN NO. 378263 492065 Issue Date See ECN Orig. of Change RGL New data sheet Description of Change
See ECN KKVTMP 1) New Pin definition table 2) Throughout the data sheet Change all instances of VSSC from VSSC to VSS Change all instances of VSSB from VSSB to VSSC Change all instances of SCLK from SCLK to SCL Change all instances of SDATA from SDATA to SDA Change all instances of BYPASSB from BYPASSB to /BYPASS Change all instances of VDDO from VDDO to VDD Change all instances of VSSO from VSSO to VSS Change all instances of VSSG from VSSG to VSS See ECN FGA/SFV Added IDD values in DC Electrical Specifications table
*B
1333483
(c) Cypress Semiconductor Corporation, 2007. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress. Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. Use may be limited by and subject to the applicable Cypress software license agreement.
Document Number: 001-00411 Rev. *B
Revised July 23, 2007
Page 13 of 13
PSoC DesignerTM, Programmable System-on-ChipTM, and PSoC ExpressTM are trademarks and PSoC(R) is a registered trademark of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations. Purchase of I2C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I2C Patent Rights to use these components in an I2C system, provided that the system conforms to the I2C Standard Specification as defined by Philips. Spread Aware is a trademark of Cypress Semiconductor Corporation. Rambus is a registered trademark, and XDR is a trademark, of Rambus Inc. All products and company names mentioned in this document may be the trademarks of their respective holders.
[+] Feedback

▲Up To Search▲

Price & Availability of CY24271

	To Download CY24271 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .